

\* If MC68HC705C4A OTPs are to be used in the same application, this pin should be tied to V<sub>DD</sub>.


**Figure 1-2. 40-Pin Dual In-Line Package**

## General Description

RESET	1	42	V <sub>DD</sub>
$\overline{IRQ}$	2	41	OSC1
NC*	3	40	OSC2
PA7	4	39	TCAP
PA6	5	38	PD7
PA5	6	37	TCMP
PA4	7	36	PD5/ $\overline{SS}$
PA3	8	35	PD4/SCK
PA2	9	34	PD3/MOSI
PA1	10	33	PD2/MISO
PA0	11	32	PD1/TDO
PB0	12	31	PD0/RDI
PB1	13	30	PC0
PB2	14	29	PC1
PB3	15	28	PC2
NC	16	27	NC
PB4	17	26	PC3
PB5	18	25	PC4
PB6	19	24	PC5
PB7	20	23	PC6
V <sub>SS</sub>	21	22	PC7


\* If MC68HC705C4A OTPs are to be used in the same application, this pin should be tied to V<sub>DD</sub>.

**Figure 1-3. 42-Pin Plastic Shrink Dual In-Line Package**



\* If MC68HC705C4A OTPs are to be used in the same application, this pin should be tied to  $V_{DD}$ .

**Figure 1-4. 44-Lead Plastic Leaded Chip Carrier**



\* If MC68HC705C4A OTPs are to be used in the same application, this pin should be tied to  $V_{DD}$ .

**Figure 1-5. 44-Lead Quad Flat Pack**